

650V, 120mΩ typ., GaN FET in DFN 8x8 Package

1. General Description

The HG65C1R120L is a 650V, 120 mΩ Gallium Nitride (GaN) FET in an 8 x 8 DFN package. It is a normally-off device that combines asiasemitech latest high-voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

2. Features and Benefits

- JEDEC-qualified GaN technology
- Dynamic $R_{DS(on)eff}$ production tested
- Wide gate safety margin
- Capable of reverse conduction
- Low gate charge
- RoHS compliant and Halogen-free packaging
- Achieves increased efficiency in both hard- and soft- switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers

3. Applications

- Fast charger
- Telecom power
- Data center
- Lighting



4. Key Specifications

Table 1. Key Specifications

Symbol	Parameter	Value	Unit
$V_{DS, max}$	Drain-source voltage	650	V
I_D, max	Continuous drain current @Tc = 25°C	17	A
$R_{DS(on), typ}$	Drain-source on-state resistance	120	mΩ
Q_G, typ	Total gate charge	16.2	nC
$Q_{RR, typ}$	Reverse recovered charge	84	nC

5. Pin Description

Table 2. Pin Description

Pin	Description	Bottom View	Graphic Symbol
G	Gate		
D	Drain		
S	Source		

6. Ordering Information

Table 3. Ordering Information

Part number	Package	Package Configuration	Marking Code
HG65C1R120L	DFN 8*8	Source	HG65C1R120L

7. Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

Parameter	Symbol	Min.	Max.	Unit.	Conditions
Drain to source voltage	V_{DSS}	-	650	V	$V_{GS} = 0V$
Transient drain to source voltage	$V_{DSS(TR)}$	-	750		pulsed; $t_p \geq 1\mu s$; $D = 0.1$
Gate to source voltage	V_{GSS}	-20	20		
Maximum power dissipation	P_D	-	69	W	$T_C = 25^\circ C$; Fig.1
Continuous drain current	I_D	-	17	A	$T_C = 25^\circ C$
		-	10	A	$T_C = 100^\circ C$
Pulsed drain current	I_{DM}	-	TBD	A	pulsed; $t_p \leq 200\mu s$; $T_C = 25^\circ C$
Operating temperature	T_J	-55	150	$^\circ C$	
Storage temperature	T_S	-55	150	$^\circ C$	




Fig. 1. Power Dissipation

TBD

Fig 2. Safe Operating Area T_c = 25°C

8. Thermal Characteristics

Table 5. Thermal Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Thermal resistance (Junction-to-case)	R _{th(j-c)}	-	1.8	-	°C/W	
Thermal resistance (Junction-to-ambient) ^a	R _{th(j-a)}	-	50	-	°C/W	
Reflow soldering temperature	T _{SOLD}	-	-	260	°C	reflow MSL3

Notes:

- a. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70μm thickness).

TBD

Fig. 3. Transient Thermal Impedance

9. Electrical Characteristics

Table 6. Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Forward Device Characteristics						
Gate threshold voltage	$V_{GS(th)}$	-	4.3	-	V	$V_{DS} = V_{GS}$; $I_D = 0.5mA$; $T_J = 25^{\circ}C$
		-	TBD	-		$V_{DS} = V_{GS}$; $I_D = 0.5mA$; $T_J = 150^{\circ}C$
Drain-source on-state resistance ^a	$R_{DS(on)}$	-	120	-	mΩ	$V_{GS} = 12V$; $I_D = 6A$; $T_J = 25^{\circ}C$; Fig.18 ; Fig.19
		-	240	-		$V_{GS} = 12V$; $I_D = 6A$; $T_J = 150^{\circ}C$; Fig.18 ; Fig.19
Drain-to-source leakage current	I_{DSS}	-	8.4	-	μA	$V_{DS} = 650V$; $V_{GS} = 0V$; $T_J = 25^{\circ}C$
		-	TBD	-		$V_{DS} = 650V$; $V_{GS} = 0V$; $T_J = 150^{\circ}C$
Gate-to-source leakage current	I_{GSS}	-	-	100	nA	$V_{GS} = 20V$; $V_{DS} = 0V$; $T_J = 25^{\circ}C$
		-	-	-100		$V_{GS} = -20V$; $V_{DS} = 0V$; $T_J = 25^{\circ}C$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input capacitance	C_{ISS}	-	703	-	pF	$V_{GS} = 0V$; $V_{DS} = 400V$; $f = 1MHz$; Fig.8
Output capacitance	C_{OSS}	-	79	-		
Reverse transfer capacitance	C_{RSS}	-	2	-		
Output capacitance, energy related ^b	$C_{O(er)}$	-	104	-	pF	$V_{GS} = 0V$; $V_{DS} = 0V$ to 400V; Fig. 9
Output capacitance, time related ^c	$C_{O(tr)}$	-	201	-		
Total gate charge	Q_G	-	16.2	-	nC	$V_{DS} = 400V$; $V_{GS} = 0V$ to 12V; $I_D = 10A$; Fig. 11
Gate-source charge	Q_{GS}	-	5.6	-		
Gate-drain charge	Q_{GD}	-	7.2	-		
Output charge	Q_{OSS}	-	80.5	-	nC	$V_{GS} = 0V$; $V_{DS} = 0V$ to 400V
Turn-on delay	$t_{D(on)}$	-	61.6	-	ns	$V_{DS} = 400V$; $V_{GS} = 0V$ to 12V; $I_D = 4A$; $R_G = 30\Omega$; Fig.14 ; Fig.15
Rise time	t_R	-	9	-		
Turn-off delay	$t_{D(off)}$	-	58.7	-		
Fall time	t_F	-	7.9	-		

650V, 120mΩ typ., Gallium Nitride (GaN) FET in DFN

Reverse Device Characteristics						
Reverse voltage	V_{SD}	-	1.7	-	V	$V_{GS} = 0V$; $I_S = 10A$; $T_J = 25^{\circ}C$; Fig. 12
		-	2.2	-		$V_{GS} = 0V$; $I_S = 10A$; $T_J = 150^{\circ}C$; Fig. 12
Reverse recovery time	t_{RR}	-	17	-	ns	$V_{DD} = 400V$; $di/dt = 1000A/us$; $V_{GS} = 0V$; $I_S = 10A$; $T_J = 25^{\circ}C$; Fig. 16 ; Fig. 17
Reverse recovery charge	Q_{RR}	-	84	-	nC	Fig. 16 ; Fig. 17

Notes:

- Dynamic $R_{DS(on)}$ value
- Equivalent capacitance to give same stored energy from 0V to 400V
- Equivalent capacitance to give same charging time from 0V to 400V



华燊泰
Asiasemitech

9.1 Electrical characteristics(curves) ($T_c=25^{\circ}\text{C}$ unless otherwise stated)




Figure 4. Typical Output Characteristics

$T_J = 25^{\circ}\text{C}$




Figure 5. Typical Output Characteristics

$T_J = 150^{\circ}\text{C}$




Fig. 6. Typical Transfer Characteristics

$V_{DS} = 2\text{V}$




Fig. 7. Normalized On-resistance

$I_D = 4\text{A}, V_{GS} = 12\text{V}$




Fig. 8. Typical Capacitance

$V_{GS} = 0V$, $f = 1MHz$




Fig. 9. Typical Coss Stored Energy

$V_{GS} = 0V$, $f = 1MHz$






Fig. 10. Typical Qoss

TBD



Fig. 11. Typical Gate Charge

$I_D = 10A$, $V_{DS} = 400V$

650V, 120mΩ typ., Gallium Nitride (GaN) FET in DFN



10. Test Circuits






Fig. 16. Diode Characteristics Test Circuit




Fig. 17. Diode Recovery Waveform




Fig. 18. Dynamic $R_{DS(on)}$ Test Circuit




Fig. 19. Dynamic $R_{DS(on)}$ Waveform




Fig. 20. Spike Voltage Test Circuit




Fig. 21. Spike Voltage Waveform

11. Package Information

11.1 DFN 8x8 Package Information




Fig. 22. DFN 8x8 Package Outline

DIM	mm			in		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.35	1.40	1.45	0.053	0.055	0.057
A1	0.007	0.012	0.017	/		
A2	1.362	1.412	1.462	/		
b	2.25	2.30	2.35	0.088	0.090	0.092
D	7.90	8.00	8.10	0.308	0.312	0.316
D2	7.25	7.30	7.35	0.283	0.285	0.287
E	7.90	8.00	8.10	0.308	0.312	0.316
E2	4.20	4.25	4.30	0.164	0.166	0.168
e	4.8BSC			0.187BSC		
K1	2.50	-	-	0.098	-	-
K2	2.50	-	-	0.098	-	-
L	0.75	0.80	0.85	0.029	0.031	0.033
G1	0.25	0.30	0.35	0.010	0.012	0.014
G2	0.10	0.15	0.20	0.004	0.006	0.008

12. Important Notice

Asiasemitech reserves the right to modify or enhance the products and specifications described herein at any time and at asiasemitech sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Purchasers should obtain the latest relevant information on asiasemitech products before placing orders. Performance specifications and the operating parameters given in this document shall in no event be regarded as a guarantee of conditions or characteristics. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Revision History

Revision	Date	Changes
1.0	2022/11/1	Release Preliminary Datasheet